Regviz

Silicon Labs /EFR32BG22C224F512GN32 /RAC_S /PAENCTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PAENCTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32BG22C112F352GM32/RAC_S/PAENCTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (PARAMP)PARAMP 0 (INVRAMPCLK)INVRAMPCLK 0 (LINEAR)PARAMPMODE

PARAMPMODE=LINEAR

Description

No Description

Fields

PARAMP

PA output level ramping
INVRAMPCLK

Invert PA ramping clock
PARAMPMODE

PA ramp mode

0 (LINEAR): PA ramps in normal linear mode, ramp offset doesn’t apply

1 (OFFSET): PA ramps with an pre-determined offset that is different between different PAs

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data